Fully Process-Compatible Layout Design on Bond Pad to Improve Wire Bond Reliability in CMOS ICs
نویسندگان
چکیده
During manufacture of wire bonding in packaged IC products, the breaking of bond wires and the peeling of bond pads occur frequently. The result is open-circuit failure in IC products. There were several prior methods reported to overcome these problems by using additional process flows or special materials. In this paper, a layout method is proposed to improve the bond wire reliability in general CMOS processes. By changing the layout patterns of bond pads, the reliability of bond wires on bond pads can be improved. A set of different layout patterns of bond pads has been drawn and fabricated in a 0.6m single-poly triple-metal CMOS process for investigation by the bond wire reliability tests, the ball shear test and the wire pull test. By implementing effective layout patterns on bond pads in packaged IC products, not only the bond wire reliability can be improved, but also the bond pad capacitance can be reduced for high frequency application. The proposed layout method for bond pad design is fully process-compatible to general CMOS processes.
منابع مشابه
Design on the Low-Capacitance Bond Pad for High-Frequency I/O Circuits in CMOS Technology
A new structure design of bond pad is proposed to reduce its parasitic capacitance in general CMOS processes without extra process modification. The proposed bond pad is constructed by connecting multilayer metals and inserting additional diffusion layers into the substrate below the metal layers. The metal layers except top metal layer are designed with special patterns, which have smaller are...
متن کاملActive Device under Bond Pad to Save I/O Layout for High-pin-count SOC
To save layout area for electrostatic discharge (ESD) protection design in the SOC era, test chip with large size NMOS devices placed under bond pads has been fabricated in 0.35-μm one-poly-four-metal (1P4M) 3.3V CMOS process for verification. The bond pads had been drawn with different layout patterns on the inter-layer metals to investigate the effect of bonding stress on the active devices u...
متن کاملPhysically Robust Interconnect Design in CUP Bond Pads
Economic challenges for small size IC design and manufacturing require: reduced die size without adding layers or other costs, bonding with Cu wire instead of Au wire, and maintained or improved reliability. Die size shrinking involves extensive use of circuit under pad (CUP) or bond over active circuitry (BOAC) on IC’s having at least two levels of metal. CUP however, introduces more potential...
متن کاملEvaluation of wire bonding performance, process conditions, and metallurgical integrity of chip on board wire bonds
Chip on board wire bonding presents challenges to modern wire bonding technology which include smaller, closely spaced wire bond pads; bonding to soft substrates without special processing and pad construction; and diverse first bond and second bond metallurgies. These challenges are addressed by extensive bonding accuracy tests, a design of experiments approach for optimizing wire bond process...
متن کاملPOWER GOLD FOR 175°C Tj-max
Automotive is requesting engine control IC to operate in 145°C ambient. Power Gold technology can allow ICs to operate hotter. Since more power dissipates from molded package and across FR4 board with ICs at 175°C Tj-max instead of at present 125°C or 150°C, Power Au technology enhances power product. Continuous, reliable 175°C Tjmax operation is achieved with Power Au. Top silicon metallizatio...
متن کامل